

fpgaConvNet: A Toolflow for Mapping Convolutional Neural Networks on Embedded FPGAs

Dr. Christos-Savvas Bouganis

Marionet UK Many-core Research Network
11th of September, Bristol University, UK

Intelligent Digital Systems Lab
Dept. of Electrical and Electronic Engineering

www.imperial.ac.uk/idsl



Stylianos I. Venieris
Machine Learning



Alexandros Kouris
Machine Learning,
Robotics



Konstantinos Boikos
Computer Vision,
SLAM



Manolis Vasileiadis
Computer Vision



Mudhar Bin Rabieah
Machine Learning




Nur Ahmadi
Brain-Machine Interface




Christos-Savvas Bouganis
iDSL Lab Director
Imperial College London

The screenshot displays the iDSL website and a tweet. The website header includes the title 'Intelligent Digital Systems Lab (iDSL)' and navigation links: Home, About us, Research, Group members, Publications, Work with us, and Contact. The main content area features a welcome message and a 'TOP LINKS' section with links to 'Our research', 'Dr. Christos Bouganis', 'Join our lab', 'CNN-to-FPGA Benchmark Suite', and 'FpgaConvNet'. A large image of the Imperial College London building at night is shown, with a caption stating 'The iDSL lab is part of the Electrical and Electronic Engineering Department of Imperial College London.' Below the website is a tweet from @CBouganis dated Aug 4, 2019, which includes a link to a research paper titled 'Cascade²: Pushing the performance limits of quantisation'. The tweet also contains a 'Research' section with text about high-performance embedded digital systems and a 'MORE DETAILS' link.

DNNs in the Embedded Space – Variability in Performance Requirements



DNNs in the Embedded Space – Variability in Performance Requirements



Power constraints

- Absolute power consumption
- Performance-per-Watt

Conventional and Unconventional Embedded Platforms for Neural Networks

GPUs – Tegra K1, X1 and X2
DSPs – Qualcomm Hexagon, Apple Neural Engine, ...



- ✓ High throughput
- ✗ Low latency
- ✗ Low power
- ✓ Tools



customisation


TPU Myriad X

GraphCore

FPGAs


- Custom datapath
- Custom memory subsystem
- Programmable interconnections
- Reconfigurability

External Memory (DRAM)




- ✓ High throughput
- ✓ Low latency
- ✓ Low power
- ✗ Tools

Challenge: Huge design space
Our Approach: Automated toolflows




Challenge #1: Mapping Automation



Challenge #1: Mapping Automation

Little knowledge about FPGAs
Ease of deployment
“Good” designs

Deep Learning Developers




Challenges:

- Learn to design hardware
- High-dimensional design space
- Diverse application-level needs
- High utilization of the FPGA resources
- Design automation (+> change of requirements)

Challenge #1: Automated CNN-to-FPGA Toolflow

Caffe
torch



Supplied by
Deep Learning Expert


fpgaConvNet

fpgaConvNet – CNN Modelling Framework

Key Characteristics

- Differentiation factors:
 - Streaming architecture
 - Hardware design tailored to the target CNN
 - No limit on #weights, or size of CNN
- Synchronous Dataflow Modelling for CNNs
 - CNN as a data-driven graph
 - Workload is represented as a matrix
 - Each layer mapped to a tunable set of hardware building blocks
- Design space exploration based on **transformations**
 - Coarse-grained folding
 - Fine-grained folding
 - Graph partitioning with reconfiguration
 - Weight Reloading

Streaming




Analytical Power


Max Throughput or Min Latency

$$t_{total}(B, N_P, \Gamma) = \sum_{i=1}^{N_P} t_i(B, \Gamma_i) + (N_P - 1) \cdot t_{reconfig}.$$

Customisation



Under the hood: Convolutional Neural Networks (ConvNets)




- ConvNet Inference
 - Tailored to images and data with spatial patterns
 - Built as a sequence of layers (Convolutional, Nonlinearity and Pooling Layer)
 - Feedforward operation
 - Inherently streaming
- Multiple dot products

Nonlinear Operator


Max or average in a vector

fpgaConvNet – Streaming Architecture for CNNs



fpgaConvNet – Streaming Architecture for CNNs


CNN Hardware SDF Graph




Complex Model → Bottlenecks:

- Limited *compute resources*
- Limited *on-chip memory capacity* for model parameters
- Limited *off-chip memory bandwidth*


Define a set of graph transformations to traverse the design space in **fast** and **principled** way



Design Space




Transformation 1: Coarse-grained Folding




1) Exceeding the available compute resources

2) Not enough off-chip memory bandwidth


Transformation 1: Coarse-grained Folding




Transformation 3: Graph Partitioning with Reconfiguration




Transformation 3: Graph Partitioning with Reconfiguration




Transformation 3: Graph Partitioning with Reconfiguration




Transformation 3: Graph Partitioning with Reconfiguration



Transformation 3: Graph Partitioning with Reconfiguration



Transformation 3: Graph Partitioning with Reconfiguration




- Reconfigure FPGA
- Run network over batch
- Write-back to off-chip memory




- Batch processing amortises reconfiguration cost → high throughput
- Latency-sensitive applications?


Transformation 4: Weights Reloading




Run-time vs bitstream-level reconfiguration to explore the latency-throughput trade-off



Transformation 4: Weights Reloading




- Reload weights from off-chip memory and reconfigure datapath
- Run network over batch
- Write-back to off-chip memory




fpgaConvNet – Design Space Exploration and Optimisation

- SDF-based Framework
 - Capture hardware mappings as matrices
 - Transformations as *algebraic operations*
 - Any local transformation *propagates* through the network
 - *Static Scheduling*
 - Analytical *performance model*
 - Cast design space exploration as a multiobjective optimization problem





$$t_{total}(B, N_P, \Gamma) = \sum_{i=1}^{N_P} t_i(B, \Gamma_i) + (N_P - 1) \cdot t_{reconfig.}$$

Meeting the performance requirements



Comparison with Embedded GPUs: Same absolute power constraints (5W)

fpgaConvNet vs Embedded GPU (GOp/s) for the same absolute power constraints (5W)





- Latency-driven scenario → batch size of 1
- Up to 6.65× speedup with an average of 3.95× (3.43× geo. mean)

- Throughput-driven scenario → favourable batch size
- Up to 5.53× speedup with an average of 3.32× (3.07× geo. mean)

Comparison with Embedded GPUs: Performance-per-Watt


fpgaConvNet vs Embedded GPU (GOp/s/W)



- Latency-driven scenario → batch size of 1
- Average of 1.70× (1.36× geo. mean) in GOp/s/W


- Throughput-driven scenario → favourable batch size
- Average of 1.17× (1.12× geo. mean) in GOp/s/W

Results: Comparison with existed FPGA frameworks



Other approaches

Toolflow Name	Interface	Year
fpgaConvNet [86][87][88][85]	Caffe & Torch	May 2016
DeepBurning [90]	Caffe	June 2016
Angel-Eye [68][23][24]	Caffe	July 2016
ALAMO [58][56][57][55][59]	Caffe	August 2016
HADDOC2 [1][2]	Caffe	September 2016
DNNWEAVER [75][76]	Caffe	October 2016
Caffeine [98]	Caffe	November 2016
AutoCodeGen [54]	Proprietary Input Format	December 2016
FINN [84][19]	Theano	February 2017
FP-DNN [22]	TensorFlow	May 2017
Snowflake [21][10]	Torch	May 2017
SysArrayAccel [91]	C Program	June 2017
FFTCCodeGen [100][97][96][95]	Proprietary Input Format	December 2017




Stylianos I. Venieris, Alexandros Kouris and Christos-Savvas Bouganis, "Toolflows for Mapping Convolutional Neural Networks on FPGAs: A Survey and Future Directions", ACM Computing Surveys, 2018

Challenge #2: Multi-CNN Systems



Challenge #2: Multi-CNN Systems – Autonomous Drones



The Problem setting and Challenges

Given a number of CNNs:

$CNN_1, CNN_2, \dots, CNN_N$

find a mapping to an FPGA device that meets user requirements such as Latency and Throughout per CNN


(Extra) Challenges:

- Resource allocation per CNN
- Memory Bandwidth allocation per CNN
- Scalability

Challenge #2: Multi-DNN System

Challenges:


- Resource allocation among CNNs
- Design automation
- Models with different performance constraints, e.g. required throughput and latency
- Competing for the same pool of resources
- High-dimensional design space



Multi-CNN Hardware Architecture

Key characteristics


- One hardware engine per CNN – highly customisable
- Hardware scheduler to control memory access schedule



Multi-CNN Hardware Architecture

Key characteristics

- One hardware engine per CNN – highly customisable
- Hardware scheduler to control memory access schedule




Parameter	Symbol
Pipeline structure	Γ_i

Multi-CNN Hardware Architecture

Key characteristics

- One hardware engine per CNN – highly customisable
- Hardware scheduler to control memory access schedule




Parameter	Symbol
Pipeline structure	Γ_i
No. of PEs in each stage	$N_{PE,ij}$
No of MAC operators within each PE	$N_{op,ij}$

Multi-CNN Hardware Architecture



Key characteristics

- One hardware engine per CNN – highly customisable
- Hardware scheduler to control memory access schedule




Parameter	Symbol
Pipeline structure	Γ_i
No. of PEs in each stage	$N_{PE,ij}$
No of MAC operators within each PE	$N_{op,ij}$
Schedule	S


Proposed Design Space Exploration Method



Proposed Design Space Exploration Method




An example




For each CNN

- A set of subgraphs
- Bandwidth requirements

Possible memory contention




Proposed Design Space Exploration Method



- Memory contention
 - Problem 1: Performance model \neq Actual performance (scheduler)
 - Problem 2: Not full utilization of the memory bandwidth
- CNN inference over a stream of inputs
 - Cast to a **cyclic scheduling problem**
 - Search for a periodic solution
- Optimal ILP scheduler has very high runtimes for large-sized problems
- We propose a heuristic Resource Constrained List Scheduler (RCLS).

Slow-down Scheduler



- Increase the latency and decrease the bandwidth proportionally
- One slow-down factor per subgraph

$$L'(s_{i,j}) = \frac{1}{sl_{i,j}} \times L(s_{i,j}) \quad \text{Latency Increase}$$


$$b'(s_{i,j}) = sl_{i,j} \times b(s_{i,j}) \quad \text{Bandwidth Decrease}$$

The effect of slow-downs

Scheduler


Scheduler + slow downs

Available Memory Bandwidth: 2 GB/s




Effect of the Proposed DSE

- 3-CNN benchmark on ZC706
- Explored joint design points appear in triplets
 - Blue → peak platform-supported performance per CNN
 - Red → contention-unaware design
 - Yellow → memory-aware design




Comparison with Embedded GPUs

Performance-per-Watt: f-CNN^x vs. TX1 at 5W



- Latency-driven scenario → batch size of 1
- Up to 19.09× speedup with an average of 6.85× (geo. mean)

Performance-per-Watt: f-CNN^x vs. TX1




- Latency-driven scenario → batch size of 1
- Up to 9.61× speedup with an average of 2.76× (geo. mean)

Conclusions

- Performance (efficiency) comes from customisation
- ML applications:
 - Fast moving area => new computational blocks appear frequently
 - Diverse application areas (ADAS, drones, Video analytics)
- To improve hardware's efficiency
 - => highly customisable architecture
 - => large design space
- Need for Tools

Research topics



A. Kouris and C-S Bouganis, "Learning to Fly by MySelf: A Self-Supervised CNN-based Approach for Autonomous Navigation", IROS, 2018

- ✓ Alexandros Kouris, Stylianos I. Venieris, and Christos-Savvas Bouganis. 2018. **CascadeCNN: Pushing the performance limits of quantisation.** In *SysML*.
- ✓ Alexandros Kouris, Stylianos I. Venieris, and Christos-Savvas Bouganis. 2018. **CascadeCNN: Pushing the Performance Limits of Quantisation in Convolutional Neural Networks.** In *2018 28th International Conference on Field Programmable Logic and Applications (FPL)*.
- ✓ C. Kyrkou, G. Plastiras, T. Theocharides, S. I. Venieris, and C. S. Bouganis. 2018. **DroNet: Efficient Convolutional Neural Network Detector for Real-Time UAV Applications.** In *2018 Design, Automation Test in Europe Conference Exhibition (DATE)*. 967–972.
- ✓ Michalis Rizakis, Stylianos I. Venieris, Alexandros Kouris, and Christos-Savvas Bouganis. 2018. **Approximate FPGA-based LSTMs under Computation Time Constraints.** In *Applied Reconfigurable Computing - 14th International Symposium, ARC 2018, Santorini, Greece, May 2 - 4, 2018*, 3–15.
- ✓ Stylianos I. Venieris and Christos-Savvas Bouganis. 2016. **fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs.** In *2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*. 40–47.
- ✓ Stylianos I. Venieris and Christos-Savvas Bouganis. 2017. **fpgaConvNet: A Toolflow for Mapping Diverse Convolutional Neural Networks on Embedded FPGAs.** In *NIPS 2017 Workshop on Machine Learning on the Phone and other Consumer Devices*.
- ✓ Stylianos I. Venieris and Christos-Savvas Bouganis. 2017. **fpgaConvNet: Automated Mapping of Convolutional Neural Networks on FPGAs (Abstract Only).** In *Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*. ACM, 291–292.
- ✓ S. I. Venieris and C. S. Bouganis. 2017. **Latency-Driven Design for FPGA-based Convolutional Neural Networks.** In *2017 27th International Conference on Field Programmable Logic and Applications (FPL)*.
- ✓ S. I. Venieris and C. S. Bouganis. 2018. **f-CNNx: A Toolflow for Mapping Multiple Convolutional Neural Networks on FPGAs.** In *2018 28th International Conference on Field Programmable Logic and Applications (FPL)*.
- ✓ Stylianos I. Venieris, Alexandros Kouris, and Christos-Savvas Bouganis. 2018. **Toolflows for Mapping Convolutional Neural Networks on FPGAs: A Survey and Future Directions.** In *ACM Computing Surveys* 51, 3, Article 56 (June 2018), 39 pages.